TOP
0
0
魅麗。花火原創小說66折起
DIGITAL DESIGN AND COMPUTER ARCHITECTURE
95折

DIGITAL DESIGN AND COMPUTER ARCHITECTURE

定  價:NT$ 1060 元
優惠價:951007
團購優惠券B
8本以上且滿1500元
再享95折,單本省下50元
無庫存,下單後進貨(採購期約4~10個工作天)
可得紅利積點:30 點
相關商品
商品簡介
目次

商品簡介

Digital Design and Computer Architecture is designed for courses that combine digital logic design with computer organizatiorchitecture or that teach these subjects as a two-course sequence. Digital Design and Computer Architecture begins with a modern approach by rigorously covering the fundamentals of digital logic design and then introducing Hardware Description Languages (HDLs). Featuring examples of the two most widely-used HDLs, VHDL and Verilog, the first half of the text prepares the reader for what follows in the second: the design of a MIPS Processor. By the end of Digital Design and Computer Architecture, readers will be able to build their own microprocessor and will have a top-to-bottom understanding of how it works--even if they have no formal background in design or architecture beyond an introductory class. David Harris and Sarah Harris combine an engaging and humorous writing style with an updated and hands-on approach to digital design.

目次

1 From Zero to One
1.1 The Game Plan
1.2 The Art of Managing Complexity
1.3 The Digital Abstraction
1.4 Number Systems
1.5 Logic Gates
1.6 Logic Levels
1.7 CMOS Transistors
1.8 Power Consumption
1.9 Summary and A Look Ahead

2 Combinational Logic Design
2.1 Introduction
2.2 Boolean Equations
2.3 Boolean Algebra
2.4 From Logic to Gates
2.5 Multilevel Combinational Logic
2.6 X's and Z's, Oh My
2.7 Karnaugh Maps
2.8 Combinational Building Blocks
2.9 Timing
2.10 Summary

3 Sequential Logic Design
3.1 Introduction
3.2 Latches and Flip-Flops
3.3 Synchronous Logic Design
3.4 Finite State Machines
3.5 Timing of Sequential Logic
3.6 Parallelism
3.7 Summary

4 Hardware Description Languages
4.1 Introduction
4.2 Combinational Logic
4.3 Structural Modeling
4.4 Sequential Logic
4.5 More Combinational Logic
4.6 Finite State Machines
4.7
Parameterized Modules
4.8 Testbenches
4.9 Summary

5 Digital Building Blocks
5.1 Introduction
5.2 Arithmetic Circuits
5.3 Number Systems
5.4 Sequential Building Blocks
5.5 Memory Arrays
5.6 Logic Arrays
5.7 Summary

6 Architecture
6.1 Introduction
6.2 Assembly Language
6.3 Machine Language
6.4 Programming
6.5 Addressing Modes
6.6 Lights, Camera, Action: Compiling, Assembling, and Loading
6.7 Odds and Ends
6.8 Real World Perspective: IA-32 Architecture
6.9 Summary

7 Microarchitecture
7.1 Introduction
7.2 Performance Analysis
7.3 Single-Cycle Processor
7.4 Multicycle Processor
7.5 Pipelined Processor
7.6 HDL Representation
7.7 Exceptions
7.8 Advanced Microarchitecture
7.9 Real World Perspective: IA-32 Microarchitecture
7.10 Summary

8 Memory Systems
8.1 Introduction
8.2 Memory System Performance Analysis
8.3 Caches
8.4 Virtual Memory
8.5 Memory-Mapped I/O
8.6 Real World Perspective: IA-32 Memory and I/O Systems
8.7 Summary

Appendix A Digital System Implementation
A.1 Introduction
A.2 74xx Logic
A.3 Programmable Logic
A.4 Application-Specific Integrated Circuits
A.5 Data Sheets
A.6 Logic Families
A.7 Packaging and Assembly
A.8 Transmission lines
A.9 Economics

Appendix B MIPS Instructions

您曾經瀏覽過的商品

購物須知

為了保護您的權益,「三民網路書店」提供會員七日商品鑑賞期(收到商品為起始日)。

若要辦理退貨,請在商品鑑賞期內寄回,且商品必須是全新狀態與完整包裝(商品、附件、發票、隨貨贈品等)否則恕不接受退貨。

優惠價:95 1007
無庫存,下單後進貨
(採購期約4~10個工作天)

暢銷榜

客服中心

收藏

會員專區