TOP
英國出版界指標大獎肯定!A.F. Steadman 獲年度作家,《史坎德》系列帶你踏上熱血奇幻旅程
Rtl Hardware Design Using Vhdl: Coding For Efficiency, Portability, And Scalability
滿額折

Rtl Hardware Design Using Vhdl: Coding For Efficiency, Portability, And Scalability

商品資訊

定價
:NT$ 6952 元
優惠價
906257
若需訂購本書,請電洽客服 02-25006600[分機130、131]。
無法訂購
商品簡介
作者簡介
目次

商品簡介

The skills and guidance needed to master RTL hardware design

This book teaches readers how to systematically design efficient, portable, and scalable Register Transfer Level (RTL) digital circuits using the VHDL hardware description language and synthesis software. Focusing on the module-level design, which is composed of functional units, routing circuit, and storage, the book illustrates the relationship between the VHDL constructs and the underlying hardware components, and shows how to develop codes that faithfully reflect the module-level design and can be synthesized into efficient gate-level implementation.

Several unique features distinguish the book:
* Coding style that shows a clear relationship between VHDL constructs and hardware components
* Conceptual diagrams that illustrate the realization of VHDL codes
* Emphasis on the code reuse
* Practical examples that demonstrate and reinforce design concepts, procedures, and techniques
* Two chapters on realizing sequential algorithms in hardware
* Two chapters on scalable and parameterized designs and coding
* One chapter covering the synchronization and interface between multiple clock domains

Although the focus of the book is RTL synthesis, it also examines the synthesis task from the perspective of the overall development process. Readers learn good design practices and guidelines to ensure that an RTL design can accommodate future simulation, verification, and testing needs, and can be easily incorporated into a larger system or reused. Discussion is independent of technology and can be applied to both ASIC and FPGA devices.

With a balanced presentation of fundamentals and practical examples, this is an excellent textbook for upper-level undergraduate or graduate courses in advanced digital logic. Engineers who need to make effective use of today's synthesis software and FPGA devices should also refer to this book.

作者簡介

PONG P. CHU, PhD, is Associate Professor in the Department of Electrical and Computer Engineering, Cleveland State University. He has received grants from both NASA and the National Science Foundation, and has taught undergraduate and graduate-level digital systems and computer architecture courses for more than a decade.

目次

Preface.
Acknowlegmentss.
1. Introduction to Digital System Design.
2. Overview on Hardware Description Language.
3. Basic Language Constructs of VHDL.
4. Concurrent Signal Assignment Statements of VHDL.
5. Sequential Statements of VHDL.
6. Synthesis of VHDL Code.
7. Combinational Circuit Design: Practice.
8. Sequential Circuit Design: Principle.
9. Sequential Circuit Design: Practice.
10. Finite State Machine: Princple and Practice.
11. Register Transfer Methodology: Principle.
12. Register Transfer Methodology: Practice.
13. Hierarchical Design in VHDL.
14. Parameterized Design: Principle.
15. Parameterized Design: Practice.
16. Clock and Synchronization: Principle and Practice.
References.
Index.

購物須知

外文書商品之書封,為出版社提供之樣本。實際出貨商品,以出版社所提供之現有版本為主。部份書籍,因出版社供應狀況特殊,匯率將依實際狀況做調整。

無庫存之商品,在您完成訂單程序之後,將以空運的方式為你下單調貨。為了縮短等待的時間,建議您將外文書與其他商品分開下單,以獲得最快的取貨速度,平均調貨時間為1~2個月。

為了保護您的權益,「三民網路書店」提供會員七日商品鑑賞期(收到商品為起始日)。

若要辦理退貨,請在商品鑑賞期內寄回,且商品必須是全新狀態與完整包裝(商品、附件、發票、隨貨贈品等)否則恕不接受退貨。

優惠價:90 6257
若需訂購本書,請電洽客服 02-25006600[分機130、131]。

暢銷榜

客服中心

收藏

會員專區