TOP
經典不再等待!讀懂羅馬人的強大,開啟你的智力冒險
Integrated Circuit Manufacturability: The Art Of Process And Design Integration
滿額折

Integrated Circuit Manufacturability: The Art Of Process And Design Integration

商品資訊

定價
:NT$ 10182 元
優惠價
909164
若需訂購本書,請電洽客服 02-25006600[分機130、131]。
無法訂購
商品簡介
作者簡介
目次

商品簡介

"INTEGRATED CIRCUIT MANUFACTURABILITY provides comprehensive coverage of the process and design variables that determine the ease and feasibility of fabrication (or manufacturability) of contemporary VLSI systems and circuits. This book progresses from semiconductor processing to electrical design to system architecture. The material provides a theoretical background as well as case studies, examining the entire design for the manufacturing path from circuit to silicon. Each chapter includes tutorial and practical applications coverage.

INTEGRATED CIRCUIT MANUFACTURABILITY illustrates the implications of manufacturability at every level of abstraction, including the effects of defects on the layout, their mapping to electrical faults, and the corresponding approaches to detect such faults. The reader will be introduced to key practical issues normally applied in industry and usually required by quality, product, and design engineering departments in today's design practices:


* Yield management strategies
* Effects of spot defects
* Inductive fault analysis and testing
* Fault-tolerant architectures and MCM testing strategies.


This book will serve design and product engineers both from academia and industry. It can also be used as a reference or textbook for introductory graduate-level courses on manufacturing."

作者簡介

About the Editors...
Jose Pineda de Gyvez is an associate professor in the Department of Electrical Engineering, holding a joint faculty appointment with the Department of Computer Science, at Texas A&M University. Dr. Pineda de Gyvez was associate editor of technology for IEEE Transactions on Semiconductor Manufacturing and associate editor for cellular neural networks for IEEE Transactions on Circuits and Systems: Part 1.
Dhiraj K. Pradhan is currently a visiting professor with the Department of Electrical Engineering at Stanford University (on leave from Texas A&M University.) Prior to joining Texas A&M, he served as professor and coordinator of computer engineering at the University of Massachusetts. Dr. Pradhan has contributed to VLSI CAD and test fault-tolerant computing, computer architecture, and parallel processing research with major publications in journals and conferences over the last 25 years.

目次

Preface.

Introduction (Jose Pineda de Gyvez).

Defect Monitoring and Characterization (Eric Bruls).

Digital CMOS Fault Modeling and Inductive Fault Analysis (Manoj Sachdev).

Functional Yield Modeling (Gary C. Cheek and Geoff O'Donoghue).

Critical Area and Fault Probability Prediction (D.M.H. Walker).

Statistical Methods of Parametric Yield and Quality Enhancement (Maciej Styblinski).

Architectural Fault Tolerance (S.K. Tewksbury).

Design for Test and Manufacturability (Dhiraj Pradhan and Adit Singh).

Testing Solutions for MCM Manufacturing (Yervant Zorian).

Index.

About the Editors.

購物須知

外文書商品之書封,為出版社提供之樣本。實際出貨商品,以出版社所提供之現有版本為主。部份書籍,因出版社供應狀況特殊,匯率將依實際狀況做調整。

無庫存之商品,在您完成訂單程序之後,將以空運的方式為你下單調貨。為了縮短等待的時間,建議您將外文書與其他商品分開下單,以獲得最快的取貨速度,平均調貨時間為1~2個月。

為了保護您的權益,「三民網路書店」提供會員七日商品鑑賞期(收到商品為起始日)。

若要辦理退貨,請在商品鑑賞期內寄回,且商品必須是全新狀態與完整包裝(商品、附件、發票、隨貨贈品等)否則恕不接受退貨。

優惠價:90 9164
若需訂購本書,請電洽客服 02-25006600[分機130、131]。

暢銷榜

客服中心

收藏

會員專區