Boolean Circuit Rewiring: Bridging Logical And Physical Designs
商品資訊
ISBN13:9781118750117
出版社:John Wiley & Sons Inc
作者:Lam
出版日:2016/01/06
裝訂/頁數:精裝/232頁
規格:21.8cm*15.2cm*2.2cm (高/寬/厚)
商品簡介
Demonstrates techniques which will allow rewiring rates of over 95%, enabling adoption of deep sub-micron chips for industrial applications
Logic synthesis is an essential part of the modern digital IC design process in semi-conductor industry. This book discusses a logic synthesis technique called “rewiring” and its latest technical advancement in term of rewirability. Rewiring technique has surfaced in academic research since 1993 and there is currently no book available on the market which systematically and comprehensively discusses this rewiring technology. The authors cover logic transformation techniques with concentration on rewiring. For many decades, the effect of wiring on logic structures has been ignored due to an ideal view of wires and their negligible role in the circuit performance. However in today’s semiconductor technology wiring is the major player in circuit performance degeneration and logic synthesis engines can be improved to deal with this through wire-based transformations. This book introduces the automatic test pattern generation (ATPG)-based rewiring techniques, which are recently active in the realm of logic synthesis/verification of VLSI/SOC designs.
- Unique comprehensive coverage of semiconductor rewiring techniques written by leading researchers in the field
- Provides complete coverage of rewiring from an introductory to intermediate level
- Rewiring is explained as a flexible technique for Boolean logic synthesis, introducing the concept of Boolean circuit transformation and testing, with examples
- Readers can directly apply the described techniques to real-world VLSI design issues
- Focuses on the automatic test pattern generation (ATPG) based rewiring methods although some non-ATPG based rewiring methods such as graph based alternative wiring (GBAW), and “set of pairs of functions to be distinguished” (SPFD) based rewiring are also discussed
A valuable resource for researchers and postgraduate students in VLSI and SoC design, as well as digital design engineers, EDA software developers, and design automation experts that specialize in the synthesis and optimization of logical circuits.
作者簡介
Tak-Kei Lam, The Chinese University of Hong Kong, Hong Kong.
Wai-Chung Tang, Queen Mary University of London, UK.
Xing Wei, Easy-Logic Technology Ltd. Hong Kong.
Yi Diao, Easy-Logic Technology Ltd. Hong Kong.
David Yu-Liang Wu, Easy-Logic Technology Ltd. Hong Kong.
主題書展
更多書展購物須知
外文書商品之書封,為出版社提供之樣本。實際出貨商品,以出版社所提供之現有版本為主。部份書籍,因出版社供應狀況特殊,匯率將依實際狀況做調整。
無庫存之商品,在您完成訂單程序之後,將以空運的方式為你下單調貨。為了縮短等待的時間,建議您將外文書與其他商品分開下單,以獲得最快的取貨速度,平均調貨時間為1~2個月。
為了保護您的權益,「三民網路書店」提供會員七日商品鑑賞期(收到商品為起始日)。
若要辦理退貨,請在商品鑑賞期內寄回,且商品必須是全新狀態與完整包裝(商品、附件、發票、隨貨贈品等)否則恕不接受退貨。

