Digital Systems Design With Vhdl And Synthesis: An Integrated Approach
商品資訊
ISBN13:9780769500232
出版社:John Wiley & Sons Inc
作者:Chang
出版日:1999/04/27
裝訂/頁數:精裝/518頁
定價
:NT$ 5698 元優惠價
:
90 折 5128 元
若需訂購本書,請電洽客服 02-25006600[分機130、131]。
商品簡介
目次
商品簡介
K.C. Chang presents an integrated approach to digital design principles, processes, and implementations to help the reader design increasingly complex systems within shorter design cycles. Chang introduces digital design concepts, VHDL coding, VHDL simulation, synthesis commands, and strategies together.
Digital Systems Design with VHDL and Synthesis focuses on the ultimate product of the design cycle: the implementation of a digital design. Many of the design techniques and considerations illustrated in the text are examples of actual real-world designs.
Unique features of the book include the following:
- VHDL code explained line by line to capture the logic behind the design concepts
- Simulation waveforms, synthesized schematics, and results are shown, verified, and analyzed
- VHDL code is synthesized and commands and strategies are discussed
- Variations on the design techniques and common mistakes are addressed
- Demonstrated standard cell, gate array, and FPGA three design processes, each with a complete design case study
- Test bench, post-layout verification, and test vector generation processes are illustrated
目次
Chapter 1: Introduction.
Chapter 2: VHDL and Digital Circuit Primitives.
Chapter 3: VHDL Simulation and Synthesis Environment and Design Process.
Chapter 4: Basic Combinational Circuits.
Chapter 5: Basic Binary Arithmetic Circuits.
Chapter 6: Basic Sequential Circuits.
Chapter 7: Registers.
Chapter 8: Clock and Reset Circuits.
Chapter 9: Dual-Port RAM, FIFO, and DRAM Modeling.
Chapter 10: A Design Case Study: Finite Impulse Response Filter ASIC Design.
Chapter 11: A Design Case Study: A Microprogram Controller Design.
Chapter 12: Error Detection and Correction.
Chapter 13: Fixed-Point Multiplication.
Chapter 14: Fixed-Point Division.
Chapter 15: Floating-Point Arithmetic.
Appendix A: Package Pack.
Index.
Chapter 2: VHDL and Digital Circuit Primitives.
Chapter 3: VHDL Simulation and Synthesis Environment and Design Process.
Chapter 4: Basic Combinational Circuits.
Chapter 5: Basic Binary Arithmetic Circuits.
Chapter 6: Basic Sequential Circuits.
Chapter 7: Registers.
Chapter 8: Clock and Reset Circuits.
Chapter 9: Dual-Port RAM, FIFO, and DRAM Modeling.
Chapter 10: A Design Case Study: Finite Impulse Response Filter ASIC Design.
Chapter 11: A Design Case Study: A Microprogram Controller Design.
Chapter 12: Error Detection and Correction.
Chapter 13: Fixed-Point Multiplication.
Chapter 14: Fixed-Point Division.
Chapter 15: Floating-Point Arithmetic.
Appendix A: Package Pack.
Index.
主題書展
更多
主題書展
更多書展購物須知
外文書商品之書封,為出版社提供之樣本。實際出貨商品,以出版社所提供之現有版本為主。部份書籍,因出版社供應狀況特殊,匯率將依實際狀況做調整。
無庫存之商品,在您完成訂單程序之後,將以空運的方式為你下單調貨。為了縮短等待的時間,建議您將外文書與其他商品分開下單,以獲得最快的取貨速度,平均調貨時間為1~2個月。
為了保護您的權益,「三民網路書店」提供會員七日商品鑑賞期(收到商品為起始日)。
若要辦理退貨,請在商品鑑賞期內寄回,且商品必須是全新狀態與完整包裝(商品、附件、發票、隨貨贈品等)否則恕不接受退貨。

